Dynamic Partially Recon¯guration (DPR) designs provide additional bene¯ts compared to traditional FPGA application. However, due to the lack of support from automatic design tools in current design°ow, designers have to manually de¯ne the dimensions and positions of Partially Recon¯gurable Regions (PR Regions). The following¯ne-grained placement for system modules is also limited because it takes the°oorplanning result as a rigid region constraint. Therefore, the manual°oorplanning is laborious and may lead to inferior¯ne-grained placement results. In this paper, we propose to integrate PR Region°oorplanning with¯ne-grained placement to achieve the global optimization of the whole DPR system. E®ective strategies for tuning PR Region°oorplanning and apposite analytical evaluation models are customized for DPR designs to handle the co-optimization for both PR Regions and static region. Not only practical recon¯guration cost and speci¯c recon¯guration constraints for DPR system are considered, but also the congestion estimation can be relaxed by our approach. Especially, we established a two-stage stochastic optimization framework which handles di®erent objectives in di®erent optimization stages so that automated°oorplanning and global optimization can be achieved in reasonable time. Experimental results demonstrate that due to the°exibility bene¯t from the uni¯cation of PR Region°oorplanning and¯ne-grained placement, our approach can improve 20.9% on critical path delay, 24% on recon¯guration delay, 12% on congestion, and 8.7% on wire length compared to current DPR design method.
Introduction
Modern state-of-the-art FPGA devices like Xilinx Virtex FPGAs 1 support the Dynamic Partially Recon¯guration (DPR) technology. Dynamic partially recon¯gur-able methodology switches system functionalities online by replacing only certain system modules of the recon¯gurable hardware, while the untouched modules continue to operate without interruption. This methodology enhances traditional FPGA applications by reducing size, power, and cost. 21 Figure 1(a) displays the typical layout of Xilinx's FPGAs, 20 with columns of Con¯gurable Logic Blocks (CLBs), Block RAMs (BRAMs), and hardware Multipliers distributed throughout an array of slices. The FPGA fabric is partitioned into two types of regions -static region and Partially Recon¯gurable Region (PR Region). Each PR Region is time-multiplexed by a speci¯c group of Partial Recon¯guration Modules (PR Modules), which are swapped in and out this region dynamically.
Though modern technology in the¯eld of FPGA has made DPR available for quite some time, designers are still su®ering a great deal from current design methodologies. Commonly used PR designs mostly follow Xilinx's Early-Access PR design°ow (EAPR), the state-of-the-art design procedures (as shown in Fig. 1(b) ). EAPR requires that PR Regions should be manually de¯ned in terms of shape, size, and physical location. For example, in the case shown in Fig. 1(a) , two PR Regions Multiplier column BRAM column CLB array IOBs
Static Region
Unified Static Modules on the FPGA fabric need to be designated for the two groups of PR Modules, respectively. Shape, size, and physical location of each PR Region have to be decided manually. The process of tuning up the above parameters is called°oor-planning. This task is challenging due to the following reasons: (1) the designers need to have a good grasp of extensive PR design°ow knowledge as well as lowlevel architectural details of the target FPGA fabric. The manual trial-and-error process is not feasible since the design space grows exponentially with the increase of the number of PR Regions. (2) During the¯ne-grained placement after PR Region°oorplanning, the shape, size, and physical location of each PR Region are taken as¯xed parameters. Therefore, the quality of PR Region°oorplanning greatly in°uences the quality of the following¯ne-grained placement progress. Unfortunately, even the most experienced PR designers usually cannot¯gure out good PR Region°oorplanning solution easily due to the lack of beforehand information about the quality of the following¯ne-grained placement. In other words, it is hard to guarantee the quality of the PR Region°oorplanning. This inspires us to integrate the PR Region°oorplanning and the¯ne-grained placement to build an overall optimization framework. Besides, the state-of-the-art design°ow of DPR systems optimizes the¯ne-grained placement of PR modules separately. As recommended in Xilinx PR°ow, 1 rst of all, the most demanding PR Module (in terms of either timing or area) in each PR Region should be chosen to perform the premier placement and routing with static modules. Then the design of static modules will be¯xed, which means the placement and routing of static modules are designed according to only a speci¯c subset of PR Modules. Afterwards, the placement and routing of those remaining PR Modules are performed one after another within their corresponding PR Regions. Actually, the sequential design procedures ignore the competition between di®erent PR Modules, and the separated optimization approach can make the design of static module inappropriate to all the other PR Modules. Therefore, the quality of the design's¯nal implementation cannot be guaranteed and the design°ow may even fall°a t in some cases. For example, as shown in Fig. 2 , PR Module A is estimated as the most demanding one. Together with module A, static modules are placed and routed and will be¯xed afterwards, as shown in Fig. 2(a) . Noticeably, wires from static region are allowed to run across PR Regions. 1 Then the placement and routing of PR Module B are performed with¯xed static modules from the previous step. Due to the uneven distribution of available resources, PR Module B may have to be located near to the upper-right corner. Then severe congestion can be generated and the routing of module B has to be detoured which can lead to large delay or even design failure. As a result of the sequential¯ne-grained placement and routing of PR Modules in existing methods, the degradation of DPR design quality for the whole chip cannot be averted easily. Though the placement for FPGA has been extensively studied, 2À6 none of previous work can handle the simultaneous¯ne-grained placement for both static modules and various PR Modules in PR Regions.
In order to overcome the limitation of current design°ow, we propose to integrate PR Region°oorplanning with¯ne-grained placement to build a global optimization structure. By our approach, each PR Region can be automatically optimized so that all its corresponding PR Modules can be optimized simultaneously instead of one by one. The key contributions of this paper include:
. Integrated automatic layout optimization of Partial Recon¯guration
Regions and¯ne-grained placement of system modules. By performing PR Region°oorplanning and¯ne-grained placement of system modules simultaneously, PR Region°oorplanning can be automatically optimized for the whole system with higher quality in terms of size, shape, and physical location. And static modules can be designed for all PR Modules instead of for only a speci¯c subset of PR Modules. This really overcomes the limitation of the separated°o orplanning and¯ne-grained placement used by current design°ow and can greatly improve design quality and production e±ciency.
. E®ective strategies for tuning up PR Region°oorplanning within a twostage stochastic optimization framework. Di®erent from traditional FPGĀ ne-grained placement algorithms, we integrate e®ective PR Region°oorplanning tuning strategies into a two-stage stochastic optimization framework successfully. In this way, PR Regions can be tuned up to explore°oorplanning solution space together with the¯ne-grained placement exploration swiftly and e®ectively. With di®erent objectives designed in the two separated stages, our framework can ensure design qualities within reasonable run time.
. Analytical evaluation models customization and multi-objective optimization for DPR designs. In this paper, we customize some novel analytical models to evaluate not only traditional performance metrics such as wire length and timing delay, but also recon¯guration delay and congestion estimation to feature DPR designs. The co-optimization of various objectives with additional constraints for DPR designs can be handled simultaneously by our approach.
The remainder of this paper is structured as follows. Section 2 introduces related work. Section 3 formulates the PR Region°oorplanning and¯ne-grained placement problem for dynamic partially recon¯gurable FPGA designs. Section 4 introduces our proposed uni¯ed PR Region°oorplanning and¯ne-grained placement approach. Experimental results based on 20 largest MCNC FPGA benchmark circuits are given in Sec. 5 and we conclude our current work and discuss future work in Sec. 6.
Related Work
Ideas for combined optimizations of°oorplanning and placement have been well researched in the ASIC literature. 7, 8 But to the best of our knowledge, no such idea has been applied to handle the nontrivial speci¯cs in DPR literature.
For recon¯gurable system designs, some relevant work has been done focusing on coarse-grained placement techniques. Early studies 9À12 formulated°oorplanning for DPR as a coarse-grained online placement problem of all system modules. They built a three-dimensional template placement model in which each system module was assumed to be an idealized¯xed-size block and FPGA fabric was modeled as a homogeneous area. All system modules were PR Modules, and no PR Region needed to be designed (the whole FPGA was regarded as a big PR Region which could accommodate more than one PR Module at the same time). These assumptions make their approach very hard to be applied in practical applications. Similarly, there are also some studies like Refs. 13 and 14 which focus on just-in-time compilation for FPGA designs. But they cannot handle applications with various hardware modules which communicate with each other and share PR Regions¯xed during design time on the FPGA fabric. In recent years, Singhal and Bozorgzadeh 15 proposed a multilayer°oorplanner which merges the°oorplanning of multiple designs and maximizes the overlap of their common components to achieve bene¯t from reuse. Banerjee et al. 16 introduced a global°oorplanning generation method to obtain shared positions for common modules across sub-task instances. Yousuf and Gordon-Ross 17 introduced DAPR, a PR design°ow which automated intricate design process of PR designs. DAPR employed a simulated annealing-based°oorplanner to create paretooptimal°oorplannings which traded o® clock frequency, partial bit-stream size, etc. Although these researches are able to optimize DPR°oorplanning with respect to the PR Region aspect ratio, internal fragmentation, routability, etc., the afterward ne-grained placement process is still highly limited by the region constraints generated by°oorplanning process. In other words, PR Region°oorplanning and¯ne-grained placement of system modules are still performed sequentially by their approaches. As a consequence, critical performance metrics such as wire length, critical path delay and congestion cannot be optimized for the design as a whole. Therefore, in this paper, we propose to improve design quality by unifying PR Region°oorplanning and¯ne-grained placement.
Problem Formulation
Before describing the problem of PR Region°oorplanning and¯ne-grained placement of system modules, we will¯rst present some concepts that will be used throughout this article.
The target architecture for DPR is a 2D¯ne-grained heterogeneous FPGA. 1 It consists of an array of computation resources such as Con¯gurable Logic Block (CLB), Block RAM (BRAM), and DSP, as well as I/O pads and routing channels. Each column on FPGA is composed of one kind of computation resource (see Fig. 1 (a)). In this paper, we build a 2D Cartesian coordinate system (ðL þ 2Þ Â ðW þ 2Þ) to depict this kind of FPGA as VPR does. 6 IOBs are distributed around the rim of the target FPGA and the remaining area L Â W is occupied by computation resources and routing channels. Each CLB occupies one grid, namely a coordinate which can be represented by a pair of integers. Other computation resource such as BRAM usually occupies more than one grid and we depict its position by the coordinate of the lowest occupied grid.
In Xilinx's DPR technology, recon¯guration bits are grouped into frames of a certain size, called the Recon¯gurable Frames (RFs).
1 RF is the minimal recon¯g-uration granularity supported by DPR FPGA vendors. Correspondingly, the whole FPGA architecture is partitioned into an array of frames with¯xed height. For example, a frame on Xilinx's Virtex-4 has a¯xed height of 16. To illustrate this structure, Fig. 3 shows an example with the frame height of 6. Note that EAPR requires that each frame should be occupied by one PR Region at most. Therefore, there is an additional geometric constraint (called Recon¯guration Constraint) for PR Regions that not any two PR Regions are allowed to share a frame, even if only di®erent portions of a frame. Figure 3 shows an infeasible layout of three PR Regions. PR Region B con°icts with PR Region C because there is a frame for which they compete.
In addition to the recon¯guration constraints, recon¯guration delay is a very important factor to consider when designing a DPR system. Actually, recon¯gura-tion delay can be measured in terms of the number of RFs that are partly or fully occupied by PR Regions. 18 In Sec. 4, we will adopt the computation model introduced by Papadimitriou et al. 18 to assess the recon¯guration delay of our placement solutions.
Based on the previous introduction, following the state-of-the-art design procedures in DPR, the problem of PR Region°oorplanning and¯ne-grained placement of system modules can be summarized as follows:
After the modular synthesis and packing for a speci¯c application, there will be multiple PR Modules which will share some PR Regions in di®erent time slots on FPGA fabric. There are also some static modules which can be logically uni¯ed as a static module since the placement and routing of their logic components are blended together to share the Static Region on the FPGA. Therefore, given a target FPGA architecture (ðL þ 2Þ Â ðW þ 2Þ) and the detailed computation resources distribution, there are n groups of PR Modules with each group to be mapped to a PR Region on the target FPGA fabric. Assume group i has c i PR Modules. We need to (1) design each PR Region in terms of shape, size, and physical location, (2) map each PR Module to its corresponding PR Region (speci¯cally, determine the position of each component in the net-list), (3) map the uni¯ed static module to the static region (speci¯cally, determine the position of each component in the net-list).
(1) corresponds to PR Region°oorplanning, (2) and (3) correspond to¯ne-grained placement introduced earlier. Our objective is not only to minimize wire length and critical path delay, but also to minimize recon¯guration delay and relax congestion of the¯nal solution. During the optimization progress, design constraints which should be handled according to Xilinx's EAPR design°ow 1 include:
. Geometric Constraint. PR Regions should be rectangular and not overlap with each other. What is more, no frame sharing among PR Regions is allowed, even if they hold its di®erent pieces, as shown in Fig. 3 .
. Resource Constraint. Each PR Region PR i must satisfy the maximum resource requirement of every corresponding PR Module.
. Region Constraint. Any component of a PR Module must be mapped within the corresponding PR Region. Similarly, any components in the uni¯ed static module must be mapped within the static region.
In order to accomplish the automated optimization with the above-mentioned constraints well considered, we propose to integrate PR Region°oorplanning with ¯ne-grained placement so that the whole DPR design can be optimized in terms of wire length, critical path delay, recon¯guration delay and congestion at the same time.
Uni¯ed PR Region Floorplanning and Fine-Grained Placement
In the¯eld of¯ne-grained placement of FPGA designs, Simulated Annealing (SA)-based algorithms such as VPR 3 have been taking a signi¯cant place. In this paper, we propose a novel SA-based approach to handle the nontrivial speci¯cs for DPR designs. Speci¯cally, we need to integrate the designing of PR Region°oorplanning into the¯ne-grained placement process with various constraints considered. Therefore, to obtain the e±cient co-optimization, we need not only the e®ective strategies for tuning up PR Region°oorplanning but also the proper analytical evaluation models to evaluate the dynamic partially recon¯gurable designs. What is more, an e±cient optimization framework is also necessary to speed up the convergence of the whole optimization exploration. In this section, we will introduce the details of our approach in detail.
PR region°oorplanning tuning
In this subsection, we introduce our strategies to tune up PR Region°oorplanning. Before the layout optimization begins, we calculate the size of each PR Region according to its required computation resources.
Size calculation of PR region
Each kind of computation resource's area can be computed by multiplying its width and height (in terms of number of grids). And then we calculate the minimum required area of each PR Region by summing the area of the maximal demand for each resource type:
where num types is the number of resource types, Area k means the area of resource type k, and max demand k indicates the maximal resource demand number for resource type k from all the PR Modules in the PR Region. Since the minimal required area might not be large enough to accommodate certain PR Modules due to the uneven distribution of available resources on target FPGA, we enlarge the initial area set for each region by a certain ratio. In this way, routability of the¯nal result can also be improved to a certain degree.
In this paper, the initial value of Enlarge ratio is set to 1.05. If area PRR is so small that no feasible position can be found on the target FPGA, we increase Enlarge ratio linearly.
Reshaping strategy of PR region
During the stochastic optimization process, each PR Region can be reshaped according to an assigned probability. Since each PR Region must be rectangular according to the Geometric Constraint, we can reshape a PR Region in terms of its aspect ratio. Speci¯cally, for a PR Region (x, y, w, h) which is to be reshaped, we¯x its lower-left corner (a, b) as the datum mark. First of all we attempt to obtain a new random value w 0 for its width in the range of 1 to area PRR , and then we set its height h to h 0 ¼ darea PRR =w 0 e. We randomly reshape the PR Region to guarantee that the annealing process can fully explore the solution space and achieve the optimal solution at length. A sample of reshaping is shown by Fig. 4(a) , in which PR Region A has changed from shape (a, b, w, h) to shape 0 (a, b, w 0 , h 0 ). It may occur that resources inside the new shape are not enough, or the new shape overlaps with other PR Regions, or illegal frame sharing arises. Figure 4 (a) shows a case in which overlap occurs during a reshaping process. In these cases, di®erent random widths w 0 will be tried until a feasible new shape is found or iteration limit is met. When the new shape satis¯es all the constraints, we begin to randomly remap the components of the PR Modules which share the PR Region and the components (from the static module) whose positions are inside the PR Region's new shape. To smooth local perturbation during the stochastic optimization process, as well as to reduce the runtime spent on the random remapping, we minimize the a®ected regions as much as possible by keeping the mapping of the components inside the overlap region between the old shape and the new shape. We de¯ne two regions which are a®ected by the reshaping process so that the a®ected area can be minimized: De¯nition 1. Source Region and Target Region: When changing a PR Region's shape or location on the FPGA fabric, the subregion which is no longer occupied by the new PR Region is called Source Region. The region inside the static region which is a®ected by this changing is called Target Region. Figure 4 (c) identi¯es the regions generated by the remapping described by Fig. 4(a) . In this case, Source Region is (a, b þ h 0 , w, h À h 0 ) and Target Region is (a þ w, b, w 0 À w, h 0 ). By our approach, we only randomly remap components inside the Source Region and the Target Region. To further smooth local perturbation, components from a same original position will still be remapped to a same new position by our approach. Figure 5 (a) describes the whole reshaping process.
Transferring strategy of PR region
In addition to the reshaping, each PR Region can be moved on the FPGA fabric according to an assigned probability during the stochastic optimization process. Reshaping and transferring can provide each PR Region with a possibility to go to any possible position on the FPGA with any reasonable shape. When transferring a PR Region (a, b, w, h), we maintain its shape and just randomly change its lower left coordinate to (a 0 , b 0 ). To smooth local perturbation during the stochastic optimization process, we limit the transfer to be local by de¯ning a control parameter 
range PRR is initially set to be the size of the entire FPGA fabric divided by the average area of all PR Regions. And then we update the value of range PRR dynamically in a similar way VPR updates its range of component swapping.
As introduced in Ref. 3 , R old accept represents the fraction of attempted moves which were accepted in the previous Markov chain during the stochastic optimization process.
Similar to the discussion of PR Region reshaping, resources within the new PR Region must be enough and the new PR Region must satisfy the geometric constraints. After a new feasible position is found, we also only remap components inside the Source Region and the Target Region to smooth local perturbation and cut down runtime. Figure 5 (b) presents the whole process in detail.
Analytical evaluation models customization
Di®erent from the traditional static designs, we need new evaluation models to feature the dynamic partially recon¯gurable designs. In this paper, to handle the co-optimization for both PR Regions and static region, novel analytical models to evaluate not only traditional performance metrics such as wire length and timing delay, but also recon¯guration delay and congestion estimation are customized to feature DPR designs.
Wire length and critical path delay calculation
Wire length and critical path delay are important metrics to evaluate system performance. But traditional calculation models cannot be directly used to evaluate DPR designs. Since there are multiple PR Modules in each PR Region and at any time only one PR Module can be active in corresponding PR Region, wire length and critical path delay estimation varies depending on di®erent PR Modules.
In our approach, we estimate wire length cost of each PR Region by averaging the bounding box costs of all associated PR Modules. And then we can get the total wire length estimation bb cost DPR for the whole design. 
Recon¯guration delay estimation model
Recon¯guration e±ciency is one of the major issues deserving serious consideration when designing DPR systems. To calculate expected recon¯guration delay, we employ the DPR cost model introduced by Ref. 18 . This model takes into account all the physical components that participate in the recon¯guration process. The total recon¯guration delay rd cost DPR is expressed by the sum of the time spent in each phase of the recon¯guration process:
where RD SM-PPC , RD PPC-ICAP , and RD ICAP -CM represent recon¯guration time spent on three sequential recon¯guration phases separately. SM-PPC means the process that PowerPC processor (recon¯guration controller) requests the bit-stream from the external storage and writes it in its local memory; PPC-ICAP represents the process that PowerPC transfers the bit-stream word-by-word to the ICAP con¯g-uration cache; ICAP-CM denotes the process that PowerPC instructs the OPBH-WICAP to load the bit-stream to the FPGA con¯guration memory through the ICAP. In Ref. 
where fs means the size of recon¯gurable frame of the target FPGA measured in bytes, while fn indicates the number of frames to be recon¯gured in DPR design.
In our approach, we calculated recon¯guration delay according to Eq. (9). Speci¯cally, fn is computed by adding up the number of frames, whether fully or partially, occupied by all PR Regions. Note that with di®erent aspect ratio or di®erent location which may cause di®erent fn, PR Regions even of a same size can bring di®erent recon¯guration delay. fs depends on speci¯c FPGA chip. According to Ref. 18 , it is equal to 824 bytes for Xilinx XC2VP30, and 164 bytes for all Virtex-4 and Virtex-5 devices. In our model, we assume fs to be 164 because we take Virtex-4 board for a case study.
Congestion evaluation model customization
In our approach, we also try to relax congestion of DPR designs. This can improve routability of our°oorplanning and¯ne-grained placement result. To accomplish this, we propose a novel congestion evaluation model which is suitable for DPR designs based on the nonlinear congestion model adopted by VPR 5.0.2. Our model divides target FPGA into an array of N Â N subregions and records the routing resource demand and supply for each subregion. And in each subregion, two types of routing resource demand are classi¯ed: OCC SR caused by the routes of static region and OCC PR i;k caused by the interconnects between components in PR Module m i;k . Since routes of di®erent PR Modules sharing a PR Region will not show up simultaneously. Therefore for each PR Region we choose the highest occupation estimation among associated PR Modules as its occupation estimation. For subregion (i, j), occupation is calculated by
And then congestion i;j in subregion (i, j) is calculated according to the penalization rules introduced by VPR 5.0.2. Finally, the nonlinear congestion cost of the DPR design nc cost DPR is calculated by
Two-stage stochastic optimization algorithm framework
In comparison with traditional stochastic optimization FPGA placement algorithms such as VPR, we have extra PR Regions and corresponding groups of PR Modules to handle. Therefore, we need additional operations to generate new solutions during the exploration process. We classify random moves (local perturbations) into the following types:
. Reshape a PR Region. There is a speci¯ed probability that PR Region can be reshaped in terms of aspect ratio, with constraints considered. When reshaping a PR Region, we attempt to¯nd a feasible random new shape at most¯ve times. This can improve success rate of reshaping within reasonable runtime.
. Transfer a PR Region. There is a speci¯ed probability that PR Region's position can also be changed on FPGA fabric, with constraints considered. When transferring a PR Region, we also attempt to¯nd a feasible random new position at most¯ve times to improve success rate of transferring.
. Swap within static region. Pairwise exchange between grids, whether empty or not, in static region is performed in a similar way to Ref. 6 . We also limit the swap region to the range [1, min(W , H )] and we update it according to Eq. (12) .
. Swap within a PR Region. Di®erent from the pairwise exchange in static region, we¯rst choose a PR Region PR i and a PR Module m i;k in PR i , then choose two grids which have the same resource type in PR i , and then in the similar way to the pairwise exchange in static region, we exchange the allocation of these two grids for m i;k . Swap region is also limited in the same way as the limitation in static region.
The objective of our optimization is to minimize total wire length (WL), timing delay of critical path (TD), recon¯guration delay of the DPR design (RD), and congestion (Cong). For the whole SA process, we adopt the temperature schedule employed by VPR 5.0.2, but we increase the number of inner iteration to adapt to DPR design. Our two optimization stages are divided based on temperature.
During the¯rst stage, all types of random moves can be performed according to assigned possibilities. In this stage,°oorplanning and¯ne-grained placement solution is far from the¯nal result. In view of the fact that the nonlinear congestion model requires 5Â greater CPU time than the bounding box cost function, 19 we do not¯nd much necessity to optimize the routability of DPR design at this early stage. Therefore, three cost components including wire length cost bb cost DPR , critical path delay cost td cost DPR , and recon¯guration delay cost rd cost DPR are modeled and to be optimized in this stage. In the same way VPR 5.0.2 optimizes WL and TD, we optimize the three performance metrics by adding up normalized (5), (7), and (9), and we get our total cost function as follows:
, and are coe±cients to balance di®erent objectives. We tested di®erent combinations of , and and found that if they are set to 1/3 respectively to optimize the three objectives equally, averagely optimal optimization results can be achieved. In the real life, designers may put emphasis on a certain objective by adjusting these coe±cients' values. pre bb , pre td , and pre rd are average values in the previous Markov chain in the SA exploration process, as used in VPR 5.0.2.
When the stochastic optimization has been going on for a while, the temperature drops to a threshold and the second stage begins. Because tuning up PR Regions usually means making big changes to current solution, in this stage we speed up the convergence of our approach by¯xing PR Region°oorplanning and only performing component swappings. Since recon¯guration delay is determined by PR Region°o orplanning, recon¯guration delay is a constant in this stage and we do not need to evaluate this item anymore. The optimization in this stage focuses on the¯ne-grained optimization and the solution is close to the¯nal result, therefore, the congestion in both static region and PR Regions is considered. In this stage, we incorporate nonlinear congestion cost nc cost into our evaluation to relax congestion of our¯nal result. By adding up normalized (5), (7), and (11), our total cost function is
Like we discussed about (13), 0 , 0 and 0 are set to 1/3 respectively in this paper.
Experiments

Experiment setup
To test our approach, we construct 20 DPR design test cases meticulously based on the 20 largest MCNC FPGA benchmark circuits. For each MCNC benchmark, we choose around 20% $ 35% components as recon¯gurable components to compose a set of PR Modules. Each PR Module consists of a group of closely-connected components. And then we divide these PR Modules into several groups with each group to be mapped to a PR Region. During the construction, we try to follow modular design°ow and avoid connection between PR Modules in a same group to the best of our ability. Statistics about the 20 DPR test cases are listed in Table 1 . \#components" and \#nets" are the total number of components and nets in the benchmark, respectively. \#PR" is the number of PR Regions. \#PM in each PR " depicts the number of PR Modules in each PR Region. \#components in all PMs " gives the total number of components which are chosen to construct PR Modules. Taking alu4, the¯rst test case, for an instance, there are 1544 components and 1536 nets altogether in the original MCNC alu4 benchmark. 380 components have been chosen carefully following the rules introduced above to construct 9 ([3, 4, 2]) PR Modules to be mapped to 3 PR Regions. All the rest 1164 (¼ 1544 À 380) components are used to construct the static module. All the test cases are created as the way alu4 is built. In this paper, our target FPGA fabric is a simulated Xilinx Virtex-4 chip.
To demonstrate the ability of our approach, we simulate the sequential approach employed by Xilinx's EAPR as the control group (EAPR, Ref. 1). Speci¯cally, PR Region°oorplanning is created by hand in the¯rst place. Then we select the most resource-consuming PR Module in each PR Region and use a slightly-modi¯ed VPR 5.0.2 to perform the¯ne-grained placement for these selected PR Modules and static modules. All models and parameters from the original VPR are retained and we only modify VPR 5.0.2 to support the feature that components from a PR Module can only exchange position within the corresponding PR Region. Finally, we use the original VPR to perform¯ne-grained placement of the rest PR Modules within their corresponding PR Region one by one. Time consumed by this sequential approach is calculated by adding up the time spent on the sequential¯ne-grained placement of the whole design. Note that we assume the time consumed by manual°oorplanning as 0, which gives sequential approach an unfair edge. The experimental group is the approach proposed by this paper.
All algorithms are compiled and run by a single thread under Red Hat OS on Intel(R) Xeon(R) CPU E5620 @2.40 GHz Server with 12 GB (8G free) of RAM. critical path delay by 20.9%, lowers recon¯guration delay by 24%, and improves congestion estimation by 12% on average. Figure 6 presents the straightforward comparison between EAPR and our proposed approach for di®erent test cases in terms of wire length, critical path delay, recon¯guration delay and congestion estimation. Figure 7 presents the scalability analysis of our approach. In this¯gure, benchmarks are ranked in ascending order of problem size (Note that in Table 2 and Fig. 6 benchmarks are ranked alphabetically). Figure 7 (a) shows runtime comparison between current design method and our proposed approach. From Fig. 7(a) we can¯nd that for most of the MCNC benchmarks, our approach can¯nish the simultaneous optimization of wire length, critical path delay, and recon¯guration delay, and the relaxation of nonlinear congestion within 10 min. For the largest benchmark clma, our approach takes less than 40 min. Figure 7(b) shows the ratio of the runtime of our proposed approach to the runtime required by EAPR. On average, we can achieve the co-optimization with reasonable 85% additional runtime. With di®erent number of PR Regions and PR Modules of di®erent sizes, the runtime ratio converges at two approximately. In view of the fact that our approach can¯nish PR Region designing automatically with higher quality, compared to the laborious, time-consuming manual PR Region designing required by EAPR, our approach is e±cient and feasible. (b) Ratio of the runtime of our approach to EAPR. Fig. 7 . Evaluation of the scalability of our approach. Benchmarks are ordered in ascending order of problem size. Note that we assume EAPR takes no time for manual PR Region°oorplanning, which actually consumes much time. This gives EAPR an unfair edge when comparing runtime.
Conclusion and Future Work
Though DPR FPGAs have shown the potential to provide low cost and high performance designs, extensive manual°oorplanning and ine±cient sequential¯ne-grained placement are still constraining the application of DPR technology. In this paper, we propose to unify PR Region°oorplanning and¯ne-grained placement to build a global optimization design°ow. A novel tow-stage stochastic optimization framework and e®ective techniques to handle PR Region°oorplanning and¯ne-grained placement are simultaneously presented. E±cient analytical models are also customized to evaluate wire length, critical path delay, congestion, and recon¯gu-ration delay. Based on a simulated Xilinx Virtex-4 FPGA fabric, experimental results on the 20 largest MCNC benchmarks show that our approach can reduce total wire length by 8.7%, optimize critical path delay by 20.9%, lower recon¯guration delay by 24%, and improve congestion estimation by 12% compared to state-of-theart design method. Since DPR involves many other related issues such as task scheduling and HW/SW division, etc., we will work on more design issues to improve DPR design quality in our future work.
